Click here for CVC UVM ABV Course Profile

           SVA is an integral part of IEEE-1800 SystemVerilog language focusing on temporal aspect of specification, modeling and verification. SVA allows sophisticated, multi-cycle assertions and functional checks to be embedded in HDL code. SVA also allows such cycle accurate, protocol checking to exist as independent entities that can be bound to a typical UVC and/or DUT. SVA allows simple HDL Boolean expressions to be composed into complex definitions of design behavior that can be used for assertions, constraints, functional coverage, and debug. Well-written assertions and assumptions can also be used in a formal verification flow with a Model Checker. To demonstrate, with examples, value of SVA in a UVM flow.

You need to be logged in to enroll in this course